Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/LVT Low-K Logic process 7-Track POWERSLASH Cell Library.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process