Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/RVT Logic process 9-Track Standard Cell Library (C50 Generic Core).
Technical Specifications
Short description
Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 40nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 40nm LP process
- 9 track standard cell library at TSMC 55 nm
- 9 track standard cell library at TSMC 55 nm