Standard Cell (ECO) Library IP, RVT, UMC 65nm SP process
Overview
metal-1 start Gate Array ECO Library for UMC 65nm SP/RVT(FSE0A_D).
Technical Specifications
Short description
Standard Cell (ECO) Library IP, RVT, UMC 65nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 65nm SP
UMC
Pre-Silicon:
65nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Standard Cell (ECO) Library IP, RVT, UMC 90nm SP process
- Standard Cell (ECO) Library IP, RVT, UMC 55nm SP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 55nm SP process
- CSMC 0.13um 9track Standard Cell Library, 1.2v operating voltage
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage