Standard Cell (ECO) Library IP, RVT, UMC 65nm SP process
Overview
metal-1 start Gate Array ECO Library for UMC 65nm SP/RVT(FSE0A_D).
Technical Specifications
Foundry, Node
UMC 65nm SP
UMC
Pre-Silicon:
65nm
SP
Related IPs
- Standard Cell (ECO) Library IP, RVT, UMC 55nm SP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 55nm SP process
- SMIC 110nm Mixed Signal UHD RVT Process_x005F_x000D_ Standard Cell Library.
- Hash-based DRBG library compliant with the NIST SP 800-90A standard
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- Standard Cell Library in TSMC (12nm~180nm)