Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Overview
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LMINUS (C30).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process