Power on Reset IP, Input: 3.3V, UMC 0.35um process
Overview
Vrr=2.5V Vfr=2.3V, VCC=3.3V, Ivcc=18uA, Power On Reset, UMC 0.35um Logic process.
Technical Specifications
Short description
Power on Reset IP, Input: 3.3V, UMC 0.35um process
Vendor
Vendor Name
Foundry, Node
UMC 350nm
UMC
Pre-Silicon:
350nm
Related IPs
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm
- Power On Reset, Detector 3.3V and 1.5V Domain - HHGrace 110nm
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm
- Power On Reset, Detector 3.3V and 1.8V Domain - TSMC 180nm
- Power On Reset, Detector 3.3V and 1.1V Domain - TSMC 40nm