Lossless data compression is a class of data compression algorithms that allows the exact original data to be reconstructed from the compressed data.
LXP2 implements the lossless compression /decompression algorithm and AES-XTS encryption /decryption on units of data (“blocks”). Typical applications include enterprise data storage.
The design is fully synchronous and available in multiple configurations varying in bus widths and throughput.
LXP2 delivers 1-3 Gbps of throughput in both FPGA and ASIC implementations. The compression ratio greatly depends on the data and somewhat depends on the frames size; on typical file corpuses varies between 1.5 and 2.
High-Performance Lossless Compression/Encryption Combo Core
Overview
Key Features
- Each frame is compressed and decompressed independently
- Compatibility with public-domain LZ software implementations allows for interoperability
- Parameterizable maximum block size (up to 16 megabytes)
- Support for compression and decompression in a single core; dedicates compression and decompression versions are available
- Back-to-back compression with no gaps between the frames
Block Diagram
Applications
- High-performance solid-state storage
- Disk and tape storage systems
Technical Specifications
Related IPs
- High-Performance Lossless Compression Core
- Ultra low power, high-performance DSP / controller RISC core
- High-Performance Lossless Compression Core
- High-performance, low-power 2D composition IP core for embedded devices
- High-performance and low-power 2D vector graphics IP core
- Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)