Embedded MTP (Multi-Time Programmable) IP, 4Kx16 bits for 5V Logic_MR
Overview
NeoMTP is a single-poly embedded memory technology offering high NVM memory density with 1K endurance at the lowest implementation cost to be found in the industry. NeoMTP performs erase operations for max. 512K bits memory density and serves as a true rewritable memory technology up to 12K P/E cycling with zero additional masking layers. NeoMTP technology is equipped with an additional erase gate and is very similar to NeoBit for easy implementation.
Key Features
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with FN erase
- High yield performance
- Small IP size
- Good retention realibility
- Testable
Applications
- Automotive
- Communications
- Consumer Electronics
- Data Processing
- Industrial and Medical
- Military/Civil Aerospace
- Others
Deliverables
- Data Sheet
- Verilog
- Synopsys Model
- GDS Phantom
- Test Methodology
Technical Specifications
Foundry, Node
UMC 153nm Logic_MR
Maturity
In Production
Related IPs
- High-performance, low-power 2D composition IP core for embedded devices
- Embedded MTP (Multi-Time Programmable) IP, 128x8 bits for 5V V3E_BCD
- Embedded MTP (Multi-Time Programmable) IP, 16Kx8 bits for 5V Green
- Embedded MTP (Multi-Time Programmable) IP, 4Kx16 bits for 1.8V/3.3V Logic
- Embedded MTP (Multi-Time Programmable) IP, 4Kx32 bits for 5V V3E_BCD
- Embedded MTP (Multi-Time Programmable) IP, 4Kx8 bits for 5V V3E_BCD