The M320C50 is a high-performance 16-bit digital signal processor with separate data and program memory. The central ALU has a 32-bit arithmetic logic unit, a 16-bit scaling shifter, and a 16 x 16 parallel multiplier. A separate parallel logic unit performs bit manipulations on any data memory location or control/status register. It uses a four stage instruction pipeline for speed of operation. Peripherals are controlled through 28 memorymapped registers and include: a timer, a serial port, a timedivision-multiplexed serial port, a programmable wait-state generator, an interrupt controller and the I/O ports, 16 of which are memory mapped.
Digital Signal Processor Software compatible with the TI 320C50, 320C51, 320C52 and 320C53
Overview
Key Features
- Software compatible with the TI 320C50, 320C51, 320C52 and 320C53
- 32-bit ALU/accumulator
- 16-bit parallel logic unit
- Up to 64K words each of program memory and data memory
- 64K I/O space
- Instruction times fully compatible with industry standard 320C50
- Two circular buffers
- Interrupt controller
- TDM serial port
- Programmable wait-state generator
- Fully synthesizable
Technical Specifications
Related IPs
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- 16-bit digital signal processor soft core
- 16-bit digital signal processor soft core
- 24-bit digital signal processor soft core.
- Digital Signal Processor (DSP) for image processing
- Image Signal Processor IP - Ultra-low power image signal processing for AIoT and wearable markets