Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm GT (CLN90GT)
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 90nm CLN90GT
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
90nm
GT
Related IPs
- Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT)
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm GC (CLN80GC)
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm G (CLN90G)
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm LP (CLN90LP)
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP