3.3V to 1.2V voltage regulator - UMC 55nm
Overview
The cell is a low power series 3.3V to 1.2V voltage regulator. The maximum internal current, does not exceed 1.8μA. The cell also shows line-and load-regulation characteristics. Its low quiscent current makes the cell ideally suited for battery operated equipment. The cell includes an ultralow-power bandgap reference circuit.
Key Features
- 1.2V output ±10%
- 1mA maximum load current
- Maximum load regulation drop of 30mV
- Maximum quiscent current of 1.8ìA
- VIN = 1.6V...3.6V
- External capacitor 1ìF or higher(Ceramic)
Applications
- On chip voltage regulation for analog or digital circuits
Technical Specifications
Short description
3.3V to 1.2V voltage regulator - UMC 55nm
Vendor
Vendor Name
Foundry, Node
UMC 55nm Low Leakage CMOS
SMIC
Pre-Silicon:
180nm
EEPROM
,
180nm
G
,
180nm
LL
Related IPs
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
- 40 mA LDO voltage regulator (3.3/5.0V to 1.8V)
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- 24V Input LDO, 24V to 3.3V, 50mA Output Capability - GlobalFoundries 180nm
- Voltage Detector, Trig Point Configrable - HLMC 55nm