Power and Complexity: Welcome to AMP
Ron Wilson, Altera
Asymmetric multiprocessing (AMP) is on the short list to be the technology acronym of the year for 2016. But what is it, exactly, and why would you want any? More usefully, what are the considerations and challenges in implementing AMP in an embedded system?
Let’s begin with definitions. A symmetric multiprocessing (SMP) system is one in which all the processors are nearly identical below the application level: essentially the same software stacks, instruction sets, memory configurations, and CPU hardware. In most SMP systems, different CPUs will be executing different application threads and generally different CPUs may have different peripheral and interrupt-request connections. But otherwise they are all the same.
To read the full article, click here
Related Semiconductor IP
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- NAND flash Controller using Altera PHY Lite
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
Related White Papers
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
- Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode
- Shift Power Reduction Methods and Effectiveness for Testability in ASIC
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience