IP Catalog > PLL TSMC 7nm

PLL TSMC 7nm IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (43)
Compare 43 IP from 6 vendors (1 - 10)
  • 4.3GHz SSCG PLL on TSMC 7nm
    • Including Loop filter
    • VCO operating range : 2000MHz-4300MHz
    • Output frequency range: 500MHz-4300MHz
    • Input frequency range : 10MHz- 200MHz
    Block Diagram -- 4.3GHz SSCG PLL on TSMC 7nm
  • TSMC CLN7FFLVT 7nm Ultra PLL - 15MHz-3000MHz
    • New state-of-the-art architecture using high-speed digital and analog circuits that offers unprecedented operating ranges and extremely high performance.
    • Ultra low jitter performance for the most demanding SerDes and ADC reference clocks.
    • Ultra wide frequency range with multiplication factors over 250,000 to support 32KHz to 1GHz references.
    • Precise frequency control with a least 26 fractional bits (at least 10 precise) for extremely high fractional-N resolution.
  • TSMC CLN7FF 7nm Ultra PLL - 15MHz-3000MHz
    • New state-of-the-art architecture
    • Ultra low jitter performance
    • Ultra wide frequency range
  • TSMC CLN7FF 7nm IoT PLL - 30MHz-1000MHz
    • Optimized for very low power, running completely from core power supply.
    • Supports 32KHz reference clocks.
  • TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • TSMC CLN7FFLVT 7nm Deskew PLL - 600MHz-3000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • TSMC CLN7FFLVT 7nm Deskew PLL - 1200MHz-6000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • TSMC CLN7FF 7nm Deskew PLL - 200MHz-1000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • TSMC CLN7FF 7nm Deskew PLL - 400MHz-2000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • TSMC CLN7FF 7nm Deskew PLL - 800MHz-4000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
×
Semiconductor IP