Lightweight Multi-Format Video Encoder IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 114 IP from 28 vendors (1 - 10)
  • NIST’s ASCON Lightweight Crypto Algorithm Accelerator
    • The ASCON-IP-41 is an efficient implementation of NIST’s lightweight crypto algorithm family ASCON. ASCON is a single algorithm defined in different modes to support AEAD and HASH operations.
    • As a multi-purpose algorithm with minimal area requirements ASCON is extremely suitable for low-cost and low-power applications.
  • Cryptographic co-processor for lightweight cryptography
    • Support AES-XTS mode — IEEE Std 1619-2007 standard compliance
    • Support 128 and 256-bit key size
    • Random memory block access support
  • Ascon, A Lightweight Cryptographic Suite for AEAD and Hashing
    • Small Resource Requirements
    • Versatile Algorithm Support
    • Secure Architecture
    Block Diagram -- Ascon, A Lightweight Cryptographic Suite for AEAD and Hashing
  • SDI Mapper for TICO-RDD35 & TicoXS (JPEGXS) lightweight codecs
    • Manage both the TX & RX
    • Manage the insertion of the TICO-RDD35 or JPEG-XS detection box over the active area of the SDI
    Block Diagram -- SDI Mapper for TICO-RDD35 & TicoXS (JPEGXS) lightweight codecs
  • TICO Lightweight HD Encoder
    • Visually Lossless quality up to 4:1
    • 4:2:2 ; 4;4:4 & 8,10,12bit
    • CBR (VBR as option)
  • TICO Lightweight HD Decoder
    • Visually Lossless quality up to 4:1
    • 4:2:2 ; 4;4:4 & 8,10,12bit
    • CBR (VBR as option)
  • Lightweight Configurable Display Controller
    • Fully programmable clock and timing control for flat panel displays with progressive scanning
    • Support for resolutions up to 4096×4096
    • Completely variable timing parametersfor standard or specific display resolutions
    • Support for 8,1618 or 24 bit RGB output color depth
    Block Diagram -- Lightweight Configurable Display Controller
  • Low power 32-bit processor with lightweight computing power
    • Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
    • Pipeline: 3 to 4-stage variable length pipeline;
    • General register: 32 32-bit GPRs;
    • Bus interface: Tri-bus (instruction bus + data bus + system bus);
    Block Diagram -- Low power 32-bit processor with lightweight computing power
  • ML-KEM Key Encapsulation IP Core
    • The KiviPQC™-KEM IP core is a hardware accelerator for post-quantum cryptographic operations.
    • It implements the Module Lattice-based Key Encapsulation Mechanism (ML-KEM), standardized by NIST in FIPS 203.
    • This mechanism realizes the appropriate procedures for securely exchanging a shared secret key between two parties that communicate over a public channel using a defined set of rules and parameters.
    Block Diagram -- ML-KEM Key Encapsulation IP Core
  • USB4 v2.0 Verification IP
    • Fully compliant with USB4 specification v2.0 (October 2022) and Connection Manager version 2.0.
    • Supports USB3.2 Specification, Revision 1.1 and backward compatibility to USB2.0.
    • Supports USB Power Delivery Release 3.1, Version 1.8 and Type-C v2.2.
    • Supports Thunderbolt (TBT3) interoperability.
    Block Diagram -- USB4 v2.0 Verification IP
×
Semiconductor IP