DisplayPort link controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 45 IP from 7 vendors (1 - 10)
  • DisplayPort Receiver Link Controller
    • Silicon proven on multiple ASIC and FPGA processes
    • Capable of operating without a host CPU in low complexity applications
    • Horizontal and vertical video delimiter signals with 1, 2 or 4 pixels per output cycle, supporting up to 16K resolution output; deep color and HDR support
    • 1.62 to 8.1 Gbps link rate across 1, 2, or 4 lanes
    Block Diagram -- DisplayPort Receiver Link Controller
  • DisplayPort Transmitter Link Controller
    • Silicon proven on multiple ASIC and FPGA processes with multiple PHY partners.
    • 1, 2 or 4 pixels per input cycle, supporting up to 16K resolution input per source
    • 1.62-8.1Gbps link rate across 1,2, or 4 lanes
    • SST or MST operation
    Block Diagram -- DisplayPort Transmitter Link Controller
  • DisplayPort Transmit Controller ASIL Compliant
    • Industry’s only USB Type-C IP solution consisting of USB-C 3.1/DisplayPort 1.3 Tx PHYs, USB-C 3.1/DisplayPort 1.3 Tx controllers with HDCP 2.2 and HDCP 1.4 content protection, verification IP, IP subsystems, IP prototyping kits, and IP software development kits
    • Solution supports USB Type-C, SuperSpeed USB 3.1 at 10 Gbps, SuperSpeed USB 3.0 at 5 Gbps and High-Speed USB (USB 2.0) as well as DisplayPort 1.3 Tx supporting RBR, HBR1, HBR2 and HBR3 bitrates
    • Controllers support Device, Host, and Dual-Role Device USB-C 3.1 as well as DisplayPort 1.3 Tx with HDCP 2.2 content protection
    Block Diagram -- DisplayPort Transmit Controller ASIL Compliant
  • DisplayPort Transmit Controller
    • Industry’s only USB Type-C IP solution consisting of USB-C 3.1/DisplayPort 1.3 Tx PHYs, USB-C 3.1/DisplayPort 1.3 Tx controllers with HDCP 2.2 and HDCP 1.4 content protection, verification IP, IP subsystems, IP prototyping kits, and IP software development kits
    • Solution supports USB Type-C, SuperSpeed USB 3.1 at 10 Gbps, SuperSpeed USB 3.0 at 5 Gbps and High-Speed USB (USB 2.0) as well as DisplayPort 1.3 Tx supporting RBR, HBR1, HBR2 and HBR3 bitrates
    • Controllers support Device, Host, and Dual-Role Device USB-C 3.1 as well as DisplayPort 1.3 Tx with HDCP 2.2 content protection
    Block Diagram -- DisplayPort Transmit Controller
  • Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
    • eDP version 1.4a / DP version 1.4 compliant transmitter
    • Supports HDCP1.4 and HDCP2.2(Optional)
    • Supports Forward Error Correction (Optional)
    • Consists of configurable (4/2/1) link channels and one AUX channel
    Block Diagram -- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
  • Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
    • DisplayPort version 1.4 compliant receiver
    • PHY supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate
    • Integrated 100-ohm termination resistors with common-mode biasing
    • Integrated equalizer with tunable strength
    Block Diagram -- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
  • Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 55SP
    • DisplayPort version 1.4 compliant receiver
    • PHY supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate
    • Integrated 100-ohm termination resistors with common-mode biasing
    • Integrated equalizer with tunable strength
    Block Diagram -- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 55SP
  • Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 55SP
    • eDP version 1.4a / DP version 1.4 compliant transmitter
    • Supports HDCP1.4 and HDCP2.2(Optional)
    • Supports Forward Error Correction (Optional)
    • Consists of configurable (4/2/1) link channels and one AUX channel
    Block Diagram -- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 55SP
  • Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
    • eDP version 1.4a / DP version 1.4 compliant transmitter
    • Supports HDCP1.4 and HDCP2.2(Optional)
    • Supports Forward Error Correction (Optional)
    • Consists of configurable (4/2/1) link channels and one AUX channe
    Block Diagram -- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
  • Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
    • DisplayPort version 1.4 compliant receiver
    • PHY supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate
    • Integrated 100-ohm termination resistors with common-mode biasing
    • Integrated equalizer with tunable strength
    Block Diagram -- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
×
Semiconductor IP