IP Catalog > Differential Power Analysis

Differential Power Analysis IP

Filter
Filter

Login required.

Sign in

Search (35)
Compare 35 IP from 9 vendors (1 - 10)
  • 10G PHY for Differential Buffer, TSMC N6, North/South (vertical) poly orientation
    • Compliant with the PCI Express (PCIe®) 3.1, 2.1, 1.1 and PIPE specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE)
    • L1 substate and SRIS support
    Block Diagram -- 10G PHY for Differential Buffer, TSMC N6, North/South (vertical) poly orientation
  • 10G PHY for Differential Buffer, TSMC N3E, North/South (vertical) poly orientation
    • Compliant with the PCI Express (PCIe®) 3.1, 2.1, 1.1 and PIPE specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE)
    • L1 substate and SRIS support
    Block Diagram -- 10G PHY for Differential Buffer, TSMC N3E, North/South (vertical) poly orientation
  • 10G PHY for Differential Buffer, GF 12LP, North/South (vertical) poly orientation
    • Compliant with the PCI Express (PCIe®) 3.1, 2.1, 1.1 and PIPE specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE)
    • L1 substate and SRIS support
    Block Diagram -- 10G PHY for Differential Buffer, GF 12LP, North/South (vertical) poly orientation
  • 10G PHY for Differential Buffer, TSMC N7, North/South (vertical) poly orientation
    • Compliant with the PCI Express (PCIe®) 3.1, 2.1, 1.1 and PIPE specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE)
    • L1 substate and SRIS support
    Block Diagram -- 10G PHY for Differential Buffer, TSMC N7, North/South (vertical) poly orientation
  • Differential Buffer, TSMC N5, North/South (vertical) poly orientation
    • Compliant with the PCI Express (PCIe®) 3.1, 2.1, 1.1 and PIPE specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE)
    • L1 substate and SRIS support
    Block Diagram -- Differential Buffer, TSMC N5, North/South (vertical) poly orientation
  • Inline memory encryption engine, for FPGA
    • Performs encryption, decryption and/or authentication using AES Counter Mode (CTR) or Galois Counter Mode (GCM)
    • Supports AES key sizes 128 or 256
    • Internal key management with NIST-compliant key generation
    • Encrypt memory space into user-defined vaults, each with a unique key
    • Compatible with AMBA AXI4 interface
    • Supports hard or soft memory controllers in Xilinx FPGA and SoC devices
    • Supports multiprocessor systems
    Block Diagram -- Inline memory encryption engine, for FPGA
  • Inline memory encryption engine for ASIC SoCs
    • 128/512-bit (16-byte) encryption and decryption per clock cycle throughput
    • Bidirectional design including separate crypto channels for read and write requests, ensuring non-blocking Read
    • Read-modify-write supporting narrow burst access.
    • Zeroization and support for memory initialization
    • Latency: <28 clock cycles for unloaded READ
    Block Diagram -- Inline memory encryption engine for ASIC SoCs
  • Programmable Root of Trust With DPA and FIA for US Defense
    • Custom-designed 32-bit secure RISC-V processor
    • Multi-layered security model protects all core components against a wide range of attacks
    • Security model includes hierarchical privilege model, secure key management policy, hardware-enforced isolation/access control/protection, error management policy
    • State-of-the-art DPA resistance, FIA protection and anti-tamper techniques
    Block Diagram -- Programmable Root of Trust With DPA and FIA for US Defense
  • Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium)
    • The Quantum Safe Engine (QSE) IP provides Quantum Safe Cryptography acceleration for ASIC, SoC and FPGA devices.
    • The QSE-IP-86 core is typically integrated in a hardware Root of Trust or embedded secure element in chip designs together with a PKE-IP-85 core that accelerates classic public key cryptography and a TRNG-IP-76 core that generates true random numbers.
    Block Diagram -- Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium)
  • Fast Public Key Engine with DPA or with DPA and FIA
    • The SCA-resistant PKE-IP-85 family of Public Key Engine cores provide semiconductor manufacturers with superior public key cryptography acceleration.
    • The cores are easily integrated into ASIC/SoC and FPGA devices, offer a high-level of resistance to Differential Power Analysis (DPA), and, optionally, offer detection of Fault Injection Attacks (FIA).
    Block Diagram -- Fast Public Key Engine with DPA or with DPA and FIA
×
Semiconductor IP