IP Catalog > DDR Controller

DDR Controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (411)
Compare 411 IP from 45 vendors (1 - 10)
  • DDR Controller supporting DDR5 with Advanced Features Package
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 with Advanced Features Package
  • DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package
  • DDR Controller supporting DDR5 MRDIMM Gen2 with Advanced Features Package
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 MRDIMM Gen2 with Advanced Features Package
  • DDR Controller supporting DDR5 and DDR4 with Advanced Features Package
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 and DDR4 with Advanced Features Package
  • DDR Controller supporting DDR5 and DDR4 with a CHI interface and Advanced Feature Package
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 and DDR4 with a CHI interface and Advanced Feature Package
  • DDR Controller supporting DDR5 and DDR4 with a CHI interface
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 and DDR4 with a CHI interface
  • DDR Controller supporting DDR5 and DDR4
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
    • Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
    • DFI 5.0 compliant interface to Synopsys DDR5/4 PHY or other DDR5/4 PHYs
    • Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
    Block Diagram -- DDR Controller supporting DDR5 and DDR4
  • DDR Memory Controller IP for low power and high reliability
    • Supports DDR protocol standard JESD79F Specification.
    • Compliant with DFI-version 2.0 or higher Specification.
    • Supports all the DDR commands as per the specs. Supports up to 16 AXI ports with data width upto 512 bits.
    • Supports controllable outstanding transactions for AXI write and read channels
  • DDR Controller IP
    • Supports DDR protocol standard JESD79F Specification.
    • Compliant with DFI-version 2.0 or higher Specification.
    • Supports all the DDR commands as per the specs.
    • Supports up to 16 AXI ports with data width upto 512 bits.
  • DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
    • Compliant with JEDEC standard for LPDDR5/4/3, DDR4/3
    • DRAM rank of up to 4
    • Lock-step-based controlling of multiple DRAM devices up to x64 DQ width
    • Support for dynamic DRAM frequency scaling
    Block Diagram -- DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
×
Semiconductor IP