32-bit processor IP
Filter
Compare
281
IP
from 56 vendors
(1
-
10)
-
Efficient 32-bit Processor with Custom Instructions
- Best in its class per-MHz performance
- Andes Custom Extension™ (ACE) for significant performance efficiency boost
-
Entry-level Low-Power 32-bit Processor
- AndeStar V3m architecture
- 2-stage pipeline
- 16 32-bit general-purpose registers
-
Highly-Configurable 32-bit Processor
- High performance V3 ISA on a compact CPU architecture
- Superior total performance deliverable
- Efficient pipeline optimized for Local Memory accesses
- High configurability including AXI bus support
-
High-performance 32-bit processor for real-time control
- Instruction set: T-head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 8-stage;
- Microarchitecture: Dual-issue (superscalar), out-of-order;
- General register: 32 32-bit GPRs;
-
Low power 32-bit processor with lightweight computing power
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 3 to 4-stage variable length pipeline;
- General register: 32 32-bit GPRs;
- Bus interface: Tri-bus (instruction bus + data bus + system bus);
-
Ultra-low power 32-bit processor resistant to physical damage
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 2-stage;
- General register: 16 32-bit GPRs;
- Bus interface: Dual bus (instruction bus + data bus);
-
Low power 32-bit processor with secure execution capability
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 3-stage;
- General register: 16 32-bit GPRs;
- Bus interface: Tri-bus (instruction bus + data bus + system bus) ;
-
Ultra-low power 32-bit processor with secure execution capability
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 2-stage;
- General register: 16 32-bit GPRs;
- Bus interface: Dual bus (instruction bus + data bus);
-
Ultra-low-cost 32-bit processor
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 2-stage;
- General register: 16 32-bit GPRs ;
- Bus interface: Single bus;
-
Small, ultra-low-power, and very processing-efficient 32-bit processor
- Ultra-Low Power
- Optional Processor Units
- Pre-Integrated Platforms