Standard Cell PowerSlash(TM) Library IP, HVT, 9 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/HVT Logic process 9-Track Standard Cell Library (POWERSLASH Core).
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 9 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 9 tracks, UMC 40nm LP process