Standard Cell (Generic) Library IP, RVT, 12 tracks, UMC 28nm HLP process
Overview
UMC 28nm Logic and Mixed-Mode HLP/RVT process 12-Track Standard Cell Library (C35).
Technical Specifications
Short description
Standard Cell (Generic) Library IP, RVT, 12 tracks, UMC 28nm HLP process
Vendor
Vendor Name
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, RVT, 12 tracks, UMC 28nm HLP process
- Standard Cell (Generic) Library IP, RVT, 12 tracks, UMC 28nm HLP process
- Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell (Generic) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell (Generic) Library IP, RVT, 12 tracks, UMC 28nm HLP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process