Standard Cell (ECO) Library IP, RVT, UMC 40nm LP process
Overview
UMC 40nm LP/RVT Low-K Logic process ECO_M1 Core Cell Library.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- SMIC 110nm Mixed Signal UHD RVT Process_x005F_x000D_ Standard Cell Library.
- CSMC 0.13um 9track Standard Cell Library, 1.2v operating voltage
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage
- CSMC 0.13um Low Power 9track Standard Cell Library, 1.2v operating voltage
- CSMC 0.18um Standard Cell Library, 1.8v operating voltage
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage