TERMINUS CIRCUITS PCIe GEN4.0 PHY is high performance, low power, low latency Single & Quad-Lane PCI Express PHY that supports PCI Express protocol and its signalling needs. It has features like clocking and clock & Data recovering, Serialization and De-Serialization of Data, 128/130b data coding, Receiver detection.
TERMINUS CIRCUITS PCIe GEN 4.0 PHY uses 32/16bit Data PIPE interface. It also supports lower power management states like L0s, L1, L1-sub-states and L2. PCIe Gen 4.0 PHY IP is available in TSMC 28nm HPC/HPC+ process.
* A limited number of Test Chips manufactured in TSMC 28HPC (Single lane and Quad Lanes) are available for Early customers. Contact us for more details.
Single Lane and Quad Lane 16Gbps PCIe4.0 PHY IP in TSMC 28HPC process
Overview
Key Features
- Quad PCIe 16/8/5/2.5 Gbps per lane
- Tight skew control of less than 1UI between lanes of the PMA
- Multi-tap Tx Finite Impulse Response (FIR) equalizer with multi-level de-emphasis
- Lowest latency
- Continuous time linear equalizer (CTLE) with programmable settings
- Programmable/automatic calibration of key circuits
- Support for bifurcation and quadfurcation modes
- Multi-tap Rx DFE (decision feedback equalizer)
- Programmable int./ext. loopback modes between TX and RX
- RnS (Separate Reference no Spread) suppor
- Includes ESD structures
- Operation across a wide temperature range (-40 C to +125 C)
Benefits
- Higher Bandwidth upto 64Gbps in X4 mode. Lowest power consumption per Gbps data rates
- Supports higher loss channel
Applications
- Enterprise computing
- Storage networks
- Automotive
- GPU interfacing
- Server connectivity
- Network-on-Chip (NoC)
Deliverables
- Documentation
- Netlist
- Timing library
- Register map
- Verilog
- IBIS-AMI models
- LEF views
- LVS Schematic
- DRC reports
- Silicon
Technical Specifications
Short description
Single Lane and Quad Lane 16Gbps PCIe4.0 PHY IP in TSMC 28HPC process
Vendor
Vendor Name
Foundry, Node
TSMC 28HPC
Maturity
Silicon Ready (Test Chips available in TSMC 28HPC)
Availability
Now
TSMC
Silicon Proven:
28nm
HPC
Related IPs
- ONFi PHY 4.0 (FPHY+MDLL+SDLL Regulator) (Silicon Proven in TSMC 28HPC+)
- Single Lane and Quad Lane 8Gbps PCIe3.0 PHY IP in TSMC 28HPC process
- Single Lane and Quad Lane 8Gbps PCIe3.0 PHY IP in GF 28SLP process
- Single Lane and Quad Lane 8Gbps PCIe3.0 PHY in Samsung 28LPP process
- Single Lane and Quad Lane 8Gbps PCIe3.0 PHY IP in TSMC 65G process
- Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in TSMC 28HPC process