RapidIO, Gen 2, 5G Baud, x1 and x4
Overview
The RapidIO® standard was adopted by a significant portion of the wireless industry as a high-speed interconnect and is typically used between digital signal processors and between the control plane processors and memory. RapidIO is also gaining acceptance as a backplane interconnect due to its adoption of widely used standards for the electrical characteristics of the physical media attachment (PMA) such as XAUI or CEI for up to 6.25 Gbaud data rate.
Benefits
- SOPC Builder Ready: Yes
- Qsys Compliant: Yes
Technical Specifications
Related IPs
- LogiCORE IP Serial RapidIO Gen 2
- 32G PHY, TSMC N5A x4, North/South (vertical) poly orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
- PCIe 5.0 PHY, SS SF5A x4, North/South (vertical) poly orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
- Gen 2 DDR multiPHY IP
- USB 3.1 PHY (10G/5G) - TSMC N3A x1 OTG, North/South Poly Orientation for Automotive AEC-Q100 Grade 2
- USB 2.0 femtoPHY - TSMC 16FFC18 x1, OTG, North/South (vertical) poly orientation for Automotive AEC-Q100 Grade 2