Multiprotocol low latency, low power SERDES IP.
Support 7nm and 6nm foundry process at leading foundry
Available for design in now
PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
Overview
Key Features
- PCie Gen 5/6 compliant
- Up to 112G PAM 4 support
- less than 6 pj/bit typical power consumption
- Less then 5ns latency
Benefits
- Multi protocol
- Lower Power
- Lower Latency
Applications
- Wireline
- HPC computing
- 5G backhaul
- AI/ML accelerators
Deliverables
- GDS2
Technical Specifications
Foundry, Node
N7, N6
Availability
Now for design
Related IPs
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Ethernet PCS IP - Integrates MAC IP to a broad range of PHY and SerDes IP
- 1.16 to 1.26 and 1.56 to 1.61 GHz low noise amplifier with 27.5dB gain
- Up to +/-90V low power high-voltage single-ended amplifier
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions