Altera's Interlaken IP core is ideal for multi-terabit routers and switches for access, carrier Ethernet, and data center applications that demand high IP configurability to optimize for system performance and interoperability. The Interlaken IP core also provides the necessary scalability for next-generation platforms. The combination of Altera?s Interlaken IP core in the Stratix® V FPGA with Cavium?s Octeon processors provides high throughput and bandwidth when workloads are at their peak.
To help simplify your design decision process and accelerate your time to market, Altera?s Interlaken IP core on the Stratix V FPGA has been validated with Cavium's Octeon multicore processors. This interoperability assures solution connectivity upfront when you develop with Altera and Cavium.
Interlaken, 150G, 24 Lanes
Overview
Key Features
- Receiver-link fault status detection
Benefits
- SOPC Builder Ready: No
- Qsys Compliant: Yes
Technical Specifications
Related IPs
- Interlaken Communication Controller
- Flash Memory Controller IP, Support NAND type Flash memory of 8MB - 2 GB, 24 ECC bits per 512 bytes, Soft IP
- Dual FPD-link Transmitter, 24 Bits Color, 20-170 Mhz (SVGA/UXGAW/Full HDTV)
- IBM 65nm Low Leakage Process 24 Bit Stereo Sigma-Delta ADC/DAC
- IBM 65nm Low Leakage Process 24 Bit Stereo Sigma-Delta ADC/DAC
- Audio ADDA IP, 24 bits / 96KHz, UMC 0.11um HS/AE process