Input VCC3V=3.3V, 3.3V Power On Reset; UMC 55nm LP Logic Process
Overview
Input VCC3V=3.3V, 3.3V Power On Reset; UMC 55nm LP Logic Process
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
55nm
Related IPs
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- Input VCC3V=3.3V, 3.3V Power On Reset without Vfr; UMC 55nm LP Logic Process
- Input VCC3V=3.3V, 3.3V Power On Reset; UMC 40nm LP Logic Process
- Input VCC=1.2V & VCC3V=3.3V, 1.2/3.3V Power On Reset; UMC 55nm eflash Logic Process
- Input VCC=1.2V & VCC3V=3.3V, 1.2/3.3V Power On Reset; UMC 55nm uLP/SST Logic Process
- Input VCC=1.2V& VCC3V=3.3V, 1.2/3.3V Power On Reset; UMC 55nm LP Logic Process