High Performance and High Density 10-track Standard Cell library - TSMC 40nm 40LP / LP_eF / ULP / ULP_eF / G, supports 40/45/50nm channel length
Overview
Dolphin offers an extensive array of Standard Cell libraries that have been methodically tested and verified in silicon for each process technology supported. More than 5000 fully customizable cells are available, and each one has been optimized for speed, routability, power and density, in order to maximize performance and wafer yield while lowering overall SoC cost.
Technical Specifications
Foundry, Node
TSMC 40nm 40G/40LP_eF/40ULP/40ULP_eF
Availability
Available
TSMC
Pre-Silicon:
40nm
G
,
40nm
LP
Related IPs
- Ultra High Density 6-track Standard Cell library - TSMC 40nm 40LP / LP_eF / ULP / ULP_eF / G, supports 40/45/50nm channel length
- Ultra High Density and Ultra Low Power 7-track Standard Cell library - TSMC 40nm 40LP / LP_eF / ULP / ULP_eF / G, supports 40/45/50nm channel length
- Thick oxide library - TSMC 40nm 40LP / LP_eF / ULP / ULP_eF / G
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- High performance, flexible, extendible 32 bit microcontroller core featuring excellent code density
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.