GSMC 0.13um Low Power e-Flash 1.5V POR
Overview
This IP is a Power-On-Reset circuit, it detects the voltage level of POR_VDDC port, when VPOR_VDDC rises higher than the threshold VPOR, POR outputs a high level; when VPOR_VDDC falls lower than the threshold VPDR, POR outputs a low level. No external resistor or capacitor is needed.
Key Features
- Process: GSMC 0.13um IBLP dual gate eFlash process (1.5V/HV)
- Device list: pch, nch, pchh, nchh_wo1, RPPOLYU, PNP10
- Supply voltage: 1.5v±10%;
- Operating junction temperature: - 40°C ~ 125°C
Technical Specifications
Foundry, Node
GSMC 0.13um
Maturity
Pre-silicon
Related IPs
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- POR - Trigger point 2.5V (for 3.3V power) Trigger point 1.5V (for 1.8V power)
- GSMC 0.13μm Low Power Process 2.6~3.63v -> 1.5v Power Regulator
- GSMC 0.13um 1.5v APLL
- GSMC 0.13um 5v-3.3v&1.5v Power Regulator
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)