Embedded MTP (Multi-Time Programmable) IP, 16Kx32 bits for 1.2V/6V/+-16V HV
Overview
NeoMTP is a single-poly embedded memory technology offering high NVM memory density with 1K endurance at the lowest implementation cost to be found in the industry. NeoMTP performs erase operations for max. 512K bits memory density and serves as a true rewritable memory technology up to 42K P/E cycling with zero additional masking layers. NeoMTP technology is equipped with an additional erase gate and is very similar to NeoBit for easy implementation.
Key Features
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with FN erase
- High yield performance
- Small IP size
- Good retention realibility
- Testable
Applications
- Automotive
- Communications
- Consumer Electronics
- Data Processing
- Industrial and Medical
- Military/Civil Aerospace
- Others
Deliverables
- Data Sheet
- Verilog
- Synopsys Model
- GDS Phantom
- Test Methodology
Technical Specifications
Foundry, Node
UMC 80nm HV
Maturity
In Production
Related IPs
- High-performance, low-power 2D composition IP core for embedded devices
- Embedded MTP (Multi-Time Programmable) IP, 16Kx32 bits for 1.2V/3.3V Logic_Al_LL
- Embedded MTP (Multi-Time Programmable) IP, 16Kx32 bits for 1.8V/5V/30V BCD
- Embedded MTP (Multi-Time Programmable) IP, 8Kx8 bits for 1.2V/6V/+-16V HV
- Embedded MTP (Multi-Time Programmable) IP,512x8 bits for 1.5V/5V/32V HV
- Embedded MTP (Multi-Time Programmable) IP,1x32 bits for 1.8V/5V/32V HV