CCSDS Rate 1/2 TC and TM LDPC Encoder
Overview
The LCE03C is a low complexity encoder for the CCSDS rate 1/2 telecommand (TC) and telemetry (TM) low density parity check (LDPC) standard. The TC encoder implements data lengths of 64 or 256. The optional TM encoder implements a data length of 1024.
Key Features
- CCSDS TC and TM compatible
- Rate 1/2
- Data lengths of TC 64 and 256 or optional TM 1024 bits
- Up to 715 MHz internal clock
- Up to 5.5 Mbit/s encoding speed
- 76 LUTs TC or 101 LUTs and 1 18KB BlockRAM TC/TM for Xilinx Virtex-5, Spartan-6, Virtex-6, 7-Series, UltraScale and UltraScale+ FPGAs
- Available as VHDL core for AMD-Xilinx FPGAs under SignOnce IP License. Custom ASIC, Intel/Altera, Lattice and Microsemi/Actel FPGA cores available on request.
Block Diagram
Deliverables
- Xilinx VHDL Core
- VHDL testbench generation software
Technical Specifications
Availability
Now
Related IPs
- CCSDS Rate 1/2 TC and TM LDPC Decoder
- CCSDS AR4JA LDPC Encoder and Decoder with code rates 1/2, 2/3, 4/5 and block sizes 1K, 4K, 16K
- LDPC Decoder and Encoder that supports DVB-S2 DVB-S2X DVB-T2 DVB-C2 CMMB DMB-T
- CCSDS 231.0 LDPC Encoder and Decoder
- CCSDS AR4JA LDPC Decoder & Encoder
- CCSDS TM AR4JA LDPC Encoder