A/D Converter IP, 10 bits, 167Ksps, UMC 55nm LP process
Overview
A 1.8V, 10-Bit 167KSPS 8-to-1 Low Power SAR Analog-to-Digital converter with internal temperature sensor, UMC 55nm LP/RVT Logic process.
Technical Specifications
Short description
A/D Converter IP, 10 bits, 167Ksps, UMC 55nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm LP
UMC
Pre-Silicon:
55nm
Related IPs
- A/D Converter IP, 10 bits, 167Ksps, UMC 55nm SP process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- 24-Bit Stereo Audio Codec ADC, ADC SNR>95dB, DAC SNR>100dB - UMC 55nm
- A/D Converter IP, 10 bits, 40Msps, UMC 0.18um Mixed-Mode process
- A/D Converter IP, 10 bits, 400Ksps, UMC 0.25um Logic process