When FPGAs meet supercomputing
January 25, 2010
I’m always grateful to Michael Feldman (no, not that one) at HPCWire for being perhaps the only editor keeping track of the use of FPGAs in high-performance computing. There was a brief period of time in the mid- to late-90s when supercomputer specialists were waxing poetic on board-level upgrades utilizing FPGAs, but that seemed to wane as some of the turn-of-the-century “reconfigurability” specialists went out of business. Granted, there are some newcomers like Convey Computer (spun from the bones of Convex) who are using FPGAs, but it’s still a relatively sparse field.
To read the full article, click here
Related Semiconductor IP
- USB4 Gen3 x2-lane PHY, TSMC N7, 1.8V or 1.2V, N/S orientation, type-C
- USB4 Gen3 x2-lane PHY, TSMC 12FFC, 1.8V, N/S orientation, type-C
- BCH Encoder and Decoder IP Core
- PCIe 4.0 PHY on 5nm
- AXI2APB Bridge
Related Blogs
- Open ARM-wrestling in FPGAs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC
Latest Blogs
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones