When FPGAs meet supercomputing
January 25, 2010
I’m always grateful to Michael Feldman (no, not that one) at HPCWire for being perhaps the only editor keeping track of the use of FPGAs in high-performance computing. There was a brief period of time in the mid- to late-90s when supercomputer specialists were waxing poetic on board-level upgrades utilizing FPGAs, but that seemed to wane as some of the turn-of-the-century “reconfigurability” specialists went out of business. Granted, there are some newcomers like Convey Computer (spun from the bones of Convex) who are using FPGAs, but it’s still a relatively sparse field.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Open ARM-wrestling in FPGAs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?