Lattice sticks with open RISC
November 11, 2009
Most of the attention in the release on Lattice Semiconductor’s Version 8.0 of ispLEVER was on the software’s expansion of DDR support – all well and good, mind you, given the expansion of DDR2 in the embedded space. But I was more interested in the expansion of the RISC Lattice Mico32 development system. The environment now includes a newer version of a GNU compiler, and a triple-speed MAC IP core. Lattice also announced it would be working with Beyond Semiconductor on compiler tools for Mico32.
There are wags out there who will say that “Those who can, brand their RISC, those who can’t, go open source.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Open Source vs Commercial RISC-V Licensing Models
- Closing the Gap in SoC Open Standards with RISC-V
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms