Lattice sticks with open RISC
November 11, 2009
Most of the attention in the release on Lattice Semiconductor’s Version 8.0 of ispLEVER was on the software’s expansion of DDR support – all well and good, mind you, given the expansion of DDR2 in the embedded space. But I was more interested in the expansion of the RISC Lattice Mico32 development system. The environment now includes a newer version of a GNU compiler, and a triple-speed MAC IP core. Lattice also announced it would be working with Beyond Semiconductor on compiler tools for Mico32.
There are wags out there who will say that “Those who can, brand their RISC, those who can’t, go open source.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Have you checked the hidden costs of deploying an open source RISC-V core?
- Open Source vs Commercial RISC-V Licensing Models
- Closing the Gap in SoC Open Standards with RISC-V
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?