Open ARM-wrestling in FPGAs
October 8, 2009
Why has the embedded RISC market in FPGAs been limited to ARM cores? That question occupied me for several hours after hearing about Altera’s licensing of the MIPS core Oct. 6. After all, embedded RISC instruction sets have maintained a diversity over close to 20 years in the ASSP and standalone-processor sectors of the embedded market.
Yes, there have been notable dropouts in embedded systems. Sparc, with a few exceptions, never hit it big there. But PowerPC, ColdFire, and MIPS cores have kept up a strong front, despite the overarching presence of ARM in most vertical sectors.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC
- The interface makes the FPGA
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?