Open ARM-wrestling in FPGAs
October 8, 2009
Why has the embedded RISC market in FPGAs been limited to ARM cores? That question occupied me for several hours after hearing about Altera’s licensing of the MIPS core Oct. 6. After all, embedded RISC instruction sets have maintained a diversity over close to 20 years in the ASSP and standalone-processor sectors of the embedded market.
Yes, there have been notable dropouts in embedded systems. Sparc, with a few exceptions, never hit it big there. But PowerPC, ColdFire, and MIPS cores have kept up a strong front, despite the overarching presence of ARM in most vertical sectors.
To read the full article, click here
Related Semiconductor IP
- Motorola MC6845 Functional Equivalent CRT Controller
- Display Controller – Ultra HD LCD / OLED Panels (AXI4/AXI Bus)
- Display Controller – LCD / OLED Panels (Avalon Bus)
- High-Performance Memory Expansion IP for AI Accelerators
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related Blogs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC
- The interface makes the FPGA