Open ARM-wrestling in FPGAs
October 8, 2009
Why has the embedded RISC market in FPGAs been limited to ARM cores? That question occupied me for several hours after hearing about Altera’s licensing of the MIPS core Oct. 6. After all, embedded RISC instruction sets have maintained a diversity over close to 20 years in the ASSP and standalone-processor sectors of the embedded market.
Yes, there have been notable dropouts in embedded systems. Sparc, with a few exceptions, never hit it big there. But PowerPC, ColdFire, and MIPS cores have kept up a strong front, despite the overarching presence of ARM in most vertical sectors.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC
- The interface makes the FPGA
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview