India needs to develop IPs to move up design chain, says Tensilica exec
Feb 9, 2007
If an Indian company wants to get involved with the intellectual property (IP) business, then there are models to make that successful, said Daniel Weed, Tensilica's senior vice president for customer engineering, during his speech at the recent ISA Vision Summit 2007 in Hyderabad.
Shortly after the session—entitled 'Leveraging IP: Intellectual property ownership as the driver of innovation'—Weed shared with EE Times-India that India needs to develop and leverage IPs to move its present design services model up the design chain. He shared that local semiconductor design companies could adapt a graduated approach to do that.
For instance, design services houses can partner with high quality IP providers, understand the delivery mechanisms, and experience first hand the time-to-market pressures that customers face in the market environment, prior to developing IP themselves.
"Some of the design services houses that we work with are very good at working with our IPs, and they even know how to accelerate it out to the market quicker than before. They are finding that if they partner with a good IP provider, they can in fact develop a differentiation that they can offer too, in the marketplace. They can wrap themselves around those IPs, as well as around a design problem, and provide a time-to-market advantage to their customers," Weed said.
Speaking within the global market context, Weed forecasted that in future, semiconductor design houses will gravitate strongly towards increasing the usage of IP blocks in their designs. The share of IPs in SoCs and electronic systems will increase, mainly as designers seek to address time-to-market pressures.
"We have seen one of our customers achieve a time-to-market of under-five months, for a 5Mpixel camera for a handheld mobile application, by adopting a design strategy based on IPs. And I do not think there are more than 30 people in that company," Weed said.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related News
- Outsourcing backers say move up food chain, foes question new job claims
- Viewpoint: Engineers need to move up the design value chain
- Cadence exec: EDA needs 'breakaway value'
- SEGGER and Cadence team up to add native J-Link support for Cadence Tensilica cores
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers