RIP Tier Logic
July 16, 2010
It’s official: Tier Logic will ceased to be in business on Friday July 16, 2010. The company has been trying to close its second round of funding, but it became clear last week that no short-term funding from a new VC would come, despite some due diligence by two lead investors. Since Tier Logic’s existing investor decided to not pursue on its own, it had no choice but to close the doors.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related Blogs
- Can Tabula and Tier Logic be successful?
- Open-Silicon adds Silicon Logic Engineering - for a good reason
- Fixed logic to give 28nm FPGAs a helping hand
- What Can We Learn From The iPad About Chip Design?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?