The state of SoC verification: a morning with Mentor's John Lenyo
September 15, 2009
Every once in a while it's a good idea to step back from the day-to-day routine of product announcements and take stock of just where we stand on an issue. I had a chance to do that last week with John Lenyo, general manager of the Design Verification and Test division at Mentor Graphics. Mentor has its own commercial axes to grind, of course, and Lenyo said that in the verification space the company is focused on the largest SoCs, not on smaller or trailing-edge chips. So there is a bias to his data. But that said, the executive is in a great position to collect observations from across the industry.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- T&VS delivers Emulation and Validation services for Mobile SoC
- SoC verification through Managed service
- T&VS provides end-to-end DFT solution for Consumer SoC
- The future of tooling from IP configuration to SoC verification
Latest Blogs
- CEO Interview with Cyril Sagonero of Keysom
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)