The state of SoC verification: a morning with Mentor's John Lenyo
September 15, 2009
Every once in a while it's a good idea to step back from the day-to-day routine of product announcements and take stock of just where we stand on an issue. I had a chance to do that last week with John Lenyo, general manager of the Design Verification and Test division at Mentor Graphics. Mentor has its own commercial axes to grind, of course, and Lenyo said that in the verification space the company is focused on the largest SoCs, not on smaller or trailing-edge chips. So there is a bias to his data. But that said, the executive is in a great position to collect observations from across the industry.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- T&VS delivers Emulation and Validation services for Mobile SoC
- SoC verification through Managed service
- T&VS provides end-to-end DFT solution for Consumer SoC
- The future of tooling from IP configuration to SoC verification
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?