The future of tooling from IP configuration to SoC verification
The modern SoC typically consists of billions of transistors and is normally designed with many modular IP blocks. Each of these blocks have been commercially licensed, developed or reused from previous designs. Integrating these components can be time-consuming and error-prone, which is continually getting more complex thanks to:
- Increased system complexity: consumers are demanding even more functionality for their connected lives
- Smaller processor technology: technology has accelerated through 10nm and below (but with higher risks and lower yields)
- Increased consumer cycles: products are now often refreshed at 6-12 months (and this is only getting faster), which is driving silicon design cycles
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- From Silicon Design to End of Life - Mitigate Memory Failures to Boost Reliability
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview