The future of tooling from IP configuration to SoC verification
June 21, 2017
The modern SoC typically consists of billions of transistors and is normally designed with many modular IP blocks. Each of these blocks have been commercially licensed, developed or reused from previous designs. Integrating these components can be time-consuming and error-prone, which is continually getting more complex thanks to:
- Increased system complexity: consumers are demanding even more functionality for their connected lives
- Smaller processor technology: technology has accelerated through 10nm and below (but with higher risks and lower yields)
- Increased consumer cycles: products are now often refreshed at 6-12 months (and this is only getting faster), which is driving silicon design cycles
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture