LVDS Receiver (Vcc=3.3V,Vcore=1.8V, Freq=800Mbps,Vin=200mV, Long Specification)
Key Features
- Using the 0.18um CMOS technology
- Meets or exceeds the requirements of ANSI TIA/EIA-644 Standard
- Operate with dual power (3.3V / 1.8V)
- Low power dissipation 20mW at 400MHz
- Typical differential propagation skew of 50ps
- Maximum propagation delay of 1ns
- Power down mode
Technical Specifications
Foundry, Node
Using the 0.18um CMOS technology
Maturity
silicon proven
Availability
now
GLOBALFOUNDRIES
Silicon Proven:
180nm
Related IPs
- LVDS Receiver (Vcc=3.3V,Vcore=1.8V, Freq=800Mbps,Vin=200mV, Short Specification)
- FPD-link, 30-Bit Color LVDS Receiver, 20-112Mhz
- FPD-link, 30-Bit Color LVDS Receiver, 40-170Mhz (Full-HDTV @60Hz) LVDS SerDes 5:35 channel decompression with deskew capability
- Dual FPD-link, 30-Bit Color LVDS Receiver, 40-170Mhz (Full-HDTV @120Hz) LVDS SerDes 10:70 channel decompression with deskew capability
- FPD-link, 30-Bit Color LVDS Receiver, 20-112Mhz (SVGA/WXGA/SXGA) LVDS SerDes 5:35 channel decompression
- FPD-link, 30-Bit Color LVDS Receiver, 40-170Mhz (Full-HDTV @60Hz) LVDS SerDes 5:35 channel decompression with deskew capability