3.3V to 0.9V with 2mA driving capability,Linear Regulator; UMC 28nm HPC Logic and Mixed-Mode process
Overview
3.3V to 0.9V with 2mA driving capability,Linear Regulator; UMC 28nm HPC Logic and Mixed-Mode process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- 3.3V to 0.9V with 50mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 1.5V to 3.3V GPIO with Tri-State Output Driver in GF 180nm
- 1.8V and 3.3V Radiation-Hardened GPIO with Optimized LDO in GF 12nm
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP