3.3V to 0.9V with 2mA driving capability,Linear Regulator; UMC 28nm HPC Logic and Mixed-Mode process
Overview
3.3V to 0.9V with 2mA driving capability,Linear Regulator; UMC 28nm HPC Logic and Mixed-Mode process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- 3.3V to 1.8V and 0.9V step-down DC-DC converter
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process