Interface Standards Table - MIPI HSI, HSIC, UniPro, UniPort, LLI, C2C
April 11, 2012
I've received a lot of feedback on the "Interchip Connectivity: HSIC, UniPro, HSI, C2C, LLI...oh my!" article I wrote last year and I thank everyone for their feedback!
I have updated the table below to list the PHY required for each standard. Hope this helps!
To read the full article, click here
Related Semiconductor IP
- USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
- HSIC PHY
Related Blogs
- SLD article on Interchip Connectivity: HSIC, HSI, C2C, LLI... oh my!
- TI OMAP 5 Platform includes MIPI LLI and C2C interchip connectivity
- MIPI LLI or C2C?
- Interchip Connectivity: C2C, MIPI LLI and the path to 3D IC and TSV
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview