MIPI LLI or C2C?
January 18, 2012
Two new options for interchip connectivity are available today that enable sharing a DRAM memory between two chips for data and programs. These standards, called MIPI Low Latency Interface (MIPI LLI) and Chip-to-Chip (C2C), are primarily targeted at mobile phones, where a mobile phone’s modem usually requires its own discreet DRAM. With either C2C or MIPI LLI, the mobile phone modem can use the application processor’s DRAM though a low-latency, memory-mapped connection that requires no software drivers or runtime software.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY1.2 CSI/DSI TX and RX
- MIPI SPMI Target Controller
- MIPI SPMI HOST CONTROLLER
- MIPI I3C Master RISC-V based subsystem
- MIPI CSI -2 TRANSMITTER IP -V3
Related Blogs
- TI OMAP 5 Platform includes MIPI LLI and C2C interchip connectivity
- Interchip Connectivity: C2C, MIPI LLI and the path to 3D IC and TSV
- Interface Standards Table - MIPI HSI, HSIC, UniPro, UniPort, LLI, C2C
- SLD article on Interchip Connectivity: HSIC, HSI, C2C, LLI... oh my!
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms