Interchip Connectivity: C2C, MIPI LLI and the path to 3D IC and TSV
February 23, 2012
It may seem strange to link two interchip interface standards to the future of 3D integrated circuits, but please bear with me for a few minutes. I hope to prove that the learning from today will impact how we design SoCs in the near future.
Related Blogs
- TI OMAP 5 Platform includes MIPI LLI and C2C interchip connectivity
- SLD article on Interchip Connectivity: HSIC, HSI, C2C, LLI... oh my!
- MIPI LLI or C2C?
- Interface Standards Table - MIPI HSI, HSIC, UniPro, UniPort, LLI, C2C
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?