Interchip Connectivity: C2C, MIPI LLI and the path to 3D IC and TSV
February 23, 2012
It may seem strange to link two interchip interface standards to the future of 3D integrated circuits, but please bear with me for a few minutes. I hope to prove that the learning from today will impact how we design SoCs in the near future.
To read the full article, click here
Related Semiconductor IP
- High Performance 20GHz C2C PLL on TSMC CLN7FF
- High Performance 20GHz C2C PLL on TSMC CLN6FF
- High Performance 20GHz C2C PLL on TSMC CLN5A
- High Performance 20GHz C2C PLL on TSMC CLN5
- High Performance 20GHz C2C PLL on TSMC CLN4P
Related Blogs
- TI OMAP 5 Platform includes MIPI LLI and C2C interchip connectivity
- SLD article on Interchip Connectivity: HSIC, HSI, C2C, LLI... oh my!
- MIPI LLI or C2C?
- Interface Standards Table - MIPI HSI, HSIC, UniPro, UniPort, LLI, C2C
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms