C2C IP
Filter
Compare
29
IP
from 4 vendors
(1
-
10)
-
High Performance 20GHz C2C PLL on TSMC CLN7FF
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN5A
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN5
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN4P
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN3P-CLN3X
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
High Performance 20GHz C2C PLL on TSMC CLN3E
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
High Performance 20GHz C2C PLL on TSMC CLN2P
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
C2C IO Buffer on TSMC CLN7FF
- Single-Ended CMOS IO
- DC to 1Gb/s operation
- Core voltage CMOS signaling
- Low power consumption
-
UCIe-S PHY for Standard Package (x16) in TSMC N6, North/South Orientation
- Supports data rates up to 40Gb/s and bandwidth density of 12.9Tbps/mm
- Compliant with the latest UCIe specification
- Integrated signal integrity monitors and comprehensive test and repair features
- Supports high-density advanced packaging technologies such as silicon interposer, silicon bridge, and RDL fanout
