Is the System on Chip Coming Apart?
Arguably it is, in some circumstances. This disintegration can take any of several paths—some of which wind deep into the promising yet problematic technology of 2.5D packaging, while others lead back to the seemingly archaic landscape of separate chips on a board, albeit with very unarchaic interconnect technology. The only accurate map for these varied routes will spring from the architect’s skill at system partitioning.
At least that is the story told by a number of the plenary talks and technical paper sessions at this year’s International Solid State Circuits Conference (ISSCC). This conference, which has for years charted the inexorable Moore’s-Law advance of integration, now appears, ironically, to be signaling an inflection point that could lead system design back toward discrete multi-chip implementations.
To read the full article, click here
Related Semiconductor IP
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- NAND flash Controller using Altera PHY Lite
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
Related White Papers
- A 24 Processors System on Chip FPGA Design with Network on Chip
- Using non-volatile memory IP in system on chip designs
- Skillfully Emulating a System on Chip
- System on Chip, or System on Chips: The Many Paths to Integration
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience