IP Catalog > Interface IP > Interconnect IP > USB IP > USB 3.1 IP

USB 3.1 IP

Welcome to the ultimate USB 3.1 IP hub! Explore our vast directory of USB 3.1 IP
All offers in USB 3.1 IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (42)
Compare 42 USB 3.1 IP from 10 vendors (1 - 10)
  • Complete USB Type-C Power Delivery PHY, RTL, and Software
    • USB PD 3.1 compliant.
    • 8 bit register interface for a low speed processor, or optional I2C interface.
    • Integrated Chapter 6 protocol reduces required MPU response time to 10mS.
    Block Diagram -- Complete USB Type-C Power Delivery PHY, RTL, and Software
  • Block Diagram -- eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface
  • USB 3.1 Type-C PHY IP, Silicon Proven in SMIC 55LL
    • Support half rate mode (5Gbps) and full rate mode (10Gbps)
    • Tolerate max +/-7000ppm input frequency offset
    • 32bit/40bit selectable parallel data bus
    • Programmable transmit amplitude
    Block Diagram -- USB 3.1 Type-C PHY IP, Silicon Proven in SMIC 55LL
  • USB 3.1 Gen1 / Gen2 Host Controller IP
    • USB 3.1 Host Controller can be configured to support all types of USB transfers – Bulk, Interrupt and Isochronous.
    • Allows dynamic configuration to support configurable number of endpoints, interfaces, alternate interfaces and configurations.
    • USB 3.1 Host Controller can be configured to support any combinations of USB 3.1 interface speeds – SSP (10 Gbps), SS(5 Gbps), HS (480 Mbps), FS(12 Mbps) and LS(1.5 Mbps). Eg combinations are SSP & SS only, SSP & SS & HS only, SSP & SS & HS & FS only, SS Only, SS & HS Only, SS & HS & FS Only, HS & FS Only etc.
    • USB 3.1 Host Controller has full support for all low power features of the USB Specification supporting Suspend and Remote Wakeup, USB 3.1 Low Power States – U1/U2/U3 and USB 2.0 Link Power Management states – L1, L2.
    Block Diagram -- USB 3.1 Gen1 / Gen2 Host Controller IP
  • USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in SMIC 14SF+
    • Support PHY interface (PIPE4.3) enables multiple IP sources for USB3 MAC layer
    • Supports 5.0Gbps and 10Gbps serial data transmission rate
    • Supports 16-bit or 32-bit parallel interface
    • Data and clock recovery from serial stream
    Block Diagram -- USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in SMIC 14SF+
  • USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in UMC 28HPC
    • Support PHY interface (PIPE4.3) enables multiple IP sources for USB3 MAC layer
    • Supports 5.0Gbps and 10Gbps serial data transmission rate
    • Supports 16-bit or 32-bit parallel interface
    • Data and clock recovery from serial stream
    Block Diagram -- USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in UMC 28HPC
  • USB-C 3.1 SS/SSP PHY, Type-C IP (Silicon proven in UMC 55SP/ EF)
    • Support half rate mode (5Gbps) and full rate mode (10Gbps)
    • Tolerate max +/-7000ppm input frequency offset
    • 32bit/40bit selectable parallel data bus
    • Programmable transmit amplitude
    Block Diagram -- USB-C 3.1 SS/SSP PHY, Type-C IP (Silicon proven in UMC 55SP/ EF)
  • USB 3.0 PHY IP, Silicon Proven in TSMC 28HPC+
    • Compliant with Universal Serial Bus 3.0 Specification
    • Supports 2.5GT/s and 5.0GT/s serial data transmission rate
    • Compliant with PIPE 3.0
    • Compliant with Universal Serial Bus 2.0 Specification
    Block Diagram -- USB 3.0 PHY IP, Silicon Proven in TSMC 28HPC+
  • USB 3.1 SuperSpeed+ (Gen2) Embedded Host Controller (USB-IF Certfied)
    • USB-IF Certified full-feature Embedded Host Controller solution
    • Next generation USB controller architecture producing the smallest size, lowest power, and maximum configurability
    • Compliant with USB 3.1 specification revision 1.0 with latest ECNs
    • Compliant with xHCI specification revision 1.1
    Block Diagram -- USB 3.1 SuperSpeed+ (Gen2) Embedded Host Controller (USB-IF Certfied)
  • USB 3.1 SuperSpeed Embedded Host Controller (USB-IF Certified)
    • USB-IF Certified full-feature Embedded Host Controller solution
    • Next generation USB controller architecture producing the smallest size, lowest power, and maximum configurability
    • Compliant with USB 3.1 specification revision 1.0 with latest ECNs
    • Compliant with xHCI specification revision 1.1
    Block Diagram -- USB 3.1 SuperSpeed Embedded Host Controller (USB-IF Certified)
×
Semiconductor IP