Further Targeted Design Platform adventures
December 9, 2009
When Xilinx first launched its Targeted Design Platform concurrent with Virtex-6 sampling early this year, the only question seemed to be whether vertical-market configurations could be developed as quickly as FPGAs took over new markets. We can give the TDP development team an ‘A’ for effort, but the Dec. 8 announcement of new TDPs spotlights the mad scramble vendors must undertake to serve users.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- TSMC Open Innovation Platform Explained
- TSMC Extends Open Innovation Platform
- Plunify launches SaaS platform that integrates FPGA design tools
- Is the Common Platform Alliance a credible competitor to TSMC?
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview