Further Targeted Design Platform adventures
December 9, 2009
When Xilinx first launched its Targeted Design Platform concurrent with Virtex-6 sampling early this year, the only question seemed to be whether vertical-market configurations could be developed as quickly as FPGAs took over new markets. We can give the TDP development team an ‘A’ for effort, but the Dec. 8 announcement of new TDPs spotlights the mad scramble vendors must undertake to serve users.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related Blogs
- TSMC Open Innovation Platform Explained
- TSMC Extends Open Innovation Platform
- Plunify launches SaaS platform that integrates FPGA design tools
- Is the Common Platform Alliance a credible competitor to TSMC?
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security