MIPS I6400, the leading 64-bit CPU revealed: coverage roundup
Two weeks ago we announced the brand new 64-bit MIPS I6400 CPU. Here’s what you need to know, as well as a roundup of media coverage.
On September 2nd, Imagination revealed to the world the latest member of the Warrior family: the 64-bit MIPS I6400 CPU IP core.
In case you missed any of the coverage, MIPS I6400 has quite a lot of aces up its sleeve. It represents the next era of mainstream computing and the new 64-bit CPU that everyone will be measuring against, setting a standard for performance, power and area efficiency.
To read the full article, click here
Related Semiconductor IP
- LDO for CPU Cores on TSMC CLN3P-CLN3X
- LDO for CPU Cores on TSMC CLN3E
- LDO for CPU Cores on TSMC CLN2P
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
- I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
Related Blogs
- Meet MIPS I6400, the CPU of choice for the 64-bit computing revolution
- How to reduce dynamic power by 50% for a MIPS CPU
- Opening an FPGA-Based MIPS CPU Core to Universities
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms