How to reduce dynamic power by 50% for a MIPS CPU
September 25, 2014
Designing a CPU takes a lot skill and effort. Taking said CPU and reducing its dynamic power consumption by 50% takes a particular set of skills, skills one has acquired over a very long career.
After successfully delivering the first DOK for PowerVR Rogue GPUs, Imagination and Synopsys embarked on a second project that aimed at significantly decreasing power consumption for MIPS CPUs without sacrificing any of the leading performance numbers.
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- 32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- Neoverse V3AE CPU
- Neoverse V3 CPU
- Neoverse N3 CPU
Related Blogs
- Meet MIPS I6400, the CPU of choice for the 64-bit computing revolution
- MIPS I6400, the leading 64-bit CPU revealed: coverage roundup
- Why Focus Solely on CPU & GPU When Reducing SoC Power?
- Dynamic Power Estimation Hits Limits of SoC Designs
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits