How to reduce dynamic power by 50% for a MIPS CPU
September 25, 2014
Designing a CPU takes a lot skill and effort. Taking said CPU and reducing its dynamic power consumption by 50% takes a particular set of skills, skills one has acquired over a very long career.
After successfully delivering the first DOK for PowerVR Rogue GPUs, Imagination and Synopsys embarked on a second project that aimed at significantly decreasing power consumption for MIPS CPUs without sacrificing any of the leading performance numbers.
Related Semiconductor IP
- RISC-V CPU IP
- 32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- Neoverse V3AE CPU
- Neoverse V3 CPU
- Neoverse N3 CPU
Related Blogs
- Meet MIPS I6400, the CPU of choice for the 64-bit computing revolution
- MIPS I6400, the leading 64-bit CPU revealed: coverage roundup
- Why Focus Solely on CPU & GPU When Reducing SoC Power?
- Dynamic Power Estimation Hits Limits of SoC Designs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?