How to reduce dynamic power by 50% for a MIPS CPU
September 25, 2014
Designing a CPU takes a lot skill and effort. Taking said CPU and reducing its dynamic power consumption by 50% takes a particular set of skills, skills one has acquired over a very long career.
After successfully delivering the first DOK for PowerVR Rogue GPUs, Imagination and Synopsys embarked on a second project that aimed at significantly decreasing power consumption for MIPS CPUs without sacrificing any of the leading performance numbers.
To read the full article, click here
Related Semiconductor IP
- LDO for CPU Cores on TSMC CLN3P-CLN3X
- LDO for CPU Cores on TSMC CLN3E
- LDO for CPU Cores on TSMC CLN2P
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
- I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
Related Blogs
- Meet MIPS I6400, the CPU of choice for the 64-bit computing revolution
- MIPS I6400, the leading 64-bit CPU revealed: coverage roundup
- Why Focus Solely on CPU & GPU When Reducing SoC Power?
- Dynamic Power Estimation Hits Limits of SoC Designs
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms