Is it time to start using high-level synthesis?
One big question people have about high-level synthesis (HLS) is whether or not it is ready for mainstream use. In other words, does it really work (yet)? HLS has had a long history starting with products like Synopsys’s Behavioral Compiler and Cadence’s Visual Architect which never achieved any serious adoption. Then there was a next generation with companies like Synfora, Forte and Mentor’s Catapult. More recently still AutoESL and Cadence’s CtoSilicon.
I met Atul, CEO of AutoESL, last week and he gave me a copy of an interesting report that they had commissioned from Berkeley Design Technology (BDT) who set out to answer the question “does it work?” at least for the AutoESL product, AutoPilot.
To read the full article, click here
Related Semiconductor IP
- Complete, PQC-focused, Root-of-Trust security solution
- xSPI (Expanded Serial Peripheral Interface) Verification IP
- XMBus Verification IP
- XLGMII 40G Ethernet Verification IP
- 10G XAUI/10GBase-KX4 Ethernet Verification IP
Related Blogs
- A Monopoly in High-Level Synthesis?
- Xilinx Buys AutoESL, Securing High-Level Synthesis Capabilities
- How Will High-Level Synthesis Affect the Make vs. Buy vs. Re-use Decision?
- A Decade of Building CODECs with High-Level Synthesis