A Monopoly in High-Level Synthesis?
OK, the headline made you look – I admit it would be hard for an FPGA vendor to claim a special corner on synthesis or behavioral simulation, when there are companies like Mentor Graphics Corp., Cadence Design Systems Inc., and Synopsys Inc. around. Nevertheless, Xilinx Inc.’s Jan. 31 acquisition of the young EDA company AutoESL Design Technologies Inc. could give Xilinx a special edge in the synthesis of complex designs as it moves to the complex Xilinx-7 families.
The ESL in the AutoESL name refers to “Electronic System Level”, and it’s a given that all interesting design intra-chip and inter-chip takes place at the block level of system design. This strategy expands to true board-level or system-level tools, like the Altium suite introduced on Jan. 31. In the deep submicron realm, design rarely moves below the level of Register-Transfer Level, or RTL, synthesis.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Is it time to start using high-level synthesis?
- Oasys for FPGA Synthesis? Hmmmm...
- Xilinx Buys AutoESL, Securing High-Level Synthesis Capabilities
- How Will High-Level Synthesis Affect the Make vs. Buy vs. Re-use Decision?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?