A Monopoly in High-Level Synthesis?
OK, the headline made you look – I admit it would be hard for an FPGA vendor to claim a special corner on synthesis or behavioral simulation, when there are companies like Mentor Graphics Corp., Cadence Design Systems Inc., and Synopsys Inc. around. Nevertheless, Xilinx Inc.’s Jan. 31 acquisition of the young EDA company AutoESL Design Technologies Inc. could give Xilinx a special edge in the synthesis of complex designs as it moves to the complex Xilinx-7 families.
The ESL in the AutoESL name refers to “Electronic System Level”, and it’s a given that all interesting design intra-chip and inter-chip takes place at the block level of system design. This strategy expands to true board-level or system-level tools, like the Altium suite introduced on Jan. 31. In the deep submicron realm, design rarely moves below the level of Register-Transfer Level, or RTL, synthesis.
To read the full article, click here
Related Semiconductor IP
- Special Purpose Low (Statistical) offset Operation Amplifier
- Rail to Rail Input and Output Operational Amplifier
- Special Purpose Low offset Operational Amplifier
- Special Purpose Low offset Operational Amplifier
- High Current, Low offset fast Operation Amplifier
Related Blogs
- Is it time to start using high-level synthesis?
- Oasys for FPGA Synthesis? Hmmmm...
- Xilinx Buys AutoESL, Securing High-Level Synthesis Capabilities
- How Will High-Level Synthesis Affect the Make vs. Buy vs. Re-use Decision?
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+